

CLAIMS

We claim:

1 1. A method for verifying lockstep operation, the method comprising:
2 monitoring interface signals;
3 detecting output of a modeled lockstep block;
4 comparing the detected output with an expected output for the lockstep block relative
5 to a current modeled machine state; and
6 flagging a lockstep block error if the detected output does not match the expected
7 output.

1 2. The method of claim 1, wherein monitoring interface signals comprises
2 monitoring signals on a point-to-point interface of a register transfer language simulator.

1 3. The method of claim 1, wherein monitoring interface signals comprises
2 monitoring for output signals from modeled processor cores and the modeled lockstep block.

1 4. The method of claim 3, wherein monitoring interface signals comprises
2 detecting an error signal output by one of the modeled processor cores.

1 5. The method of claim 4, further comprising transitioning a state machine model
2 into a core-disabled mode.

1 6. The method of claim 5, further comprising examining an output error signal of
2 the modeled lockstep block to determine when the output error signal was fired.

1 7. The method of claim 6, wherein comparing the detected output with an
2 expected output comprises determining whether the output error signal was fired at a time
3 when that signal was expected and wherein flagging a lockstep block error comprises
4 flagging a lockstep block error if the output error signal was not fired when expected.

1 8. The method of claim 5, further comprising comparing data values for a
2 healthy core with the detected output.

1 9. The method of claim 8, wherein flagging a lockstep error comprises flagging a
2 lockstep error if the data values do not match expected data values.

1 10. The method of claim 3, further comprising capturing output values of at least
2 two modeled processor cores into a state machine model and comparing the captured output
3 values.

1 11. The method of claim 10, further comprising transitioning the state machine
2 model into a difference-detected mode if the compared values are different.

1 12. The method of claim 11, further comprising examining a fatal error signal
2 from the modeled lockstep block to determine when that signal was fired.

1 13. The method of claim 12, wherein comparing the detected output with an
2 expected output comprises determining whether the output error signal was fired at a time
3 when that signal was expected and wherein flagging a lockstep error comprises flagging a
4 lockstep block error if the output error signal was not fired at the expected time.

1 14. A system for verifying lockstep operation, the system comprising:

2 means for monitoring interface signals output by modeled processor cores and a
3 modeled lockstep block;

4 means for determining an expected output from the modeled lockstep block relative to
5 the monitored output from the modeled processor cores;

6 means for comparing output from the modeled lockstep block with the expected
7 output; and

8 means for flagging a lockstep block error if the detected output does not match the
9 expected output.

1 15. The system of claim 14, wherein the means for monitoring interface signals
2 comprise means for monitoring signals on a point-to-point interface of a register transfer
3 language simulator.

1 16. The system of claim 14, wherein the means for determining an expected
2 output comprise a data structure that relates processor core outputs with expected lockstep
3 block outputs.

1 17. The system of claim 14, further comprising means for transitioning a state
2 machine model into one of a core-disabled mode and a difference-detected mode.

1 18. The system of claim 14, further comprising means for examining an output
2 error signal of the modeled lockstep block to determine when the output error signal was
3 fired.

1 19. The system of claim 14, further comprising means for comparing data values
2 for a healthy core with the output of the modeled lockstep block.

1 20. The system of claim 14, further comprising means for comparing output
2 values of the modeled processor cores.

1 21. The system of claim 14, further comprising means for examining a fatal error
2 signal from the modeled lockstep block to determine when that signal was fired.

1 22. A lockstep block checker stored on a computer-readable medium, the checker
2 comprising:

3 logic configured to monitor a point-to-point interface for interface signals output by
4 modeled processor cores and a modeled lockstep block;

5 logic configured to determine an expected output from the modeled lockstep block;
6 and

7 logic configured to compare output from the modeled lockstep block with the
8 expected output and flag a lockstep block error if the detected output does not match the
9 expected output.

1 23. The checker of claim 22, further comprising logic configured to transition a
2 state machine model into one of a core-disabled mode and a difference-detected mode based
3 upon modeled processor core output.

1 24. The checker of claim 22, further comprising logic configured to examine an
2 output error signal of the modeled lockstep block to determine when the output error signal
3 was fired.

1 25. The checker of claim 22, further comprising logic configured to compare data
2 values for a healthy core with the output of the modeled lockstep block..

1 26. The checker of claim 22, further comprising logic configured to compare
2 output values of the modeled processor cores.

1 27. The checker of claim 22, further comprising logic configured to examine a
2 fatal error signal from the modeled lockstep block to determine when that signal was fired.

1 28. A computer system, comprising:
2 a processing device; and
3 memory including a lockstep block checker and a register transfer language simulator
4 that models processor cores and a lockstep block, wherein the checker is configured to
5 monitor an interface of the simulator for interface signals output by the modeled processor
6 cores and the modeled lockstep block, determine an expected output from the modeled
7 lockstep block, compare output from the modeled lockstep block with the expected output,
8 and flag a lockstep block error if the detected output does not match the expected output.

1 29. The system of claim 28, wherein the lockstep block checker comprises a state
2 machine model and is further configured to transition the state machine model into one of a
3 core-disabled mode and a difference-detected mode based upon modeled processor core
4 output.

1 30. The system of claim 28, wherein the lockstep block checker is further
2 configured to examine an output error signal of the modeled lockstep block to determine
3 when the output error signal was fired.

1 31. The system of claim 28, wherein the lockstep block checker is further
2 configured to compare data values for a healthy core with the output of the modeled lockstep
3 block.

1 32. The system of claim 28, wherein the lockstep block checker is further
2 configured to compare output values of the modeled processor cores.

1 33. The system of claim 28, wherein the lockstep block checker is further
2 configured to examine a fatal error signal from the modeled lockstep block to determine
3 when that signal was fired.